DRV8353: DRV8353 drive waveform testing

DRV8353 drive waveform testing：

48V, PWM 20KHZ, dual mosfet, sink 600ma,source 400ma , Dead-time200ns

The schematic diagram is as follows：

1-channel (yellow) GHC-SHC, upper bridge VGS voltage

2-channel (green) SHC, phase voltage

3-channel (blue) GLC, lower bridge VGS voltage

The lower bridge VGS has oscillations with a significant amplitude, and the upper bridge also experiences voltage rise. Is it reasonable or does it have hidden dangers. I tried to suppress the amplitude of the oscillation:

1）100K resistors are connected in parallel between VGS, without significant changes

2）Reduce the driving current, sink 300ma  source 300ma ,The falling edge slows down, but the shaking still exists, and the shaking amplitude should be lower 

3）Increase the driving current, sink 800ma  source 550ma ,The edge shakes more, but the shaking still increases

4）The driving current remains unchanged (sink 600mA source 400mA), and without 100pF between GS and 100K pull-down resistor, the oscillation increases slightly

5）Adjust the driving current (sink 600mA source 300mA) and add 100pF. Without 100K pull-down, the oscillation increases slightly ,Is this OK?

Links：

感谢您对TI产品的关注！为更加有效地解决您的问题，我们建议您将问题发布在E2E英文技术论坛上（ https://e2e.ti.com/p/addpost  ).将由资深的英文论坛工程师为您提供帮助。

TRANSLATE with x

English

Arabic
Hebrew
Polish

Bulgarian
Hindi
Portuguese

Catalan
Hmong Daw
Romanian

Chinese Simplified
Hungarian
Russian

Chinese Traditional
Indonesian
Slovak

Czech
Italian
Slovenian

Danish
Japanese
Spanish

Dutch
Klingon
Swedish

English
Korean
Thai

Estonian
Latvian
Turkish

Finnish
Lithuanian
Ukrainian

French
Malay
Urdu

German
Maltese
Vietnamese

Greek
Norwegian
Welsh

Haitian Creole
Persian

TRANSLATE with

COPY THE URL BELOW

Back

EMBED THE SNIPPET BELOW IN YOUR SITE

Enable collaborative features and customize widget: Bing Webmaster Portal
Back