Part Number:TMS320F280023COther Parts Discussed in Thread:C2000WARE
使用C2000提供的多摩川通讯例程,仿真连接时出现“Verification failed: Values at address 0x00AAEA@Program do not match Please verify target memory and memory map.”。故障的原因是什么???
例程“tformat_f28002x_comms_demo”
C28xx_CPU1: GEL Output: RAM initialization done C28xx_CPU1: GEL Output: Memory Map Initialization Complete C28xx_CPU1: GEL Output: ... DCSM Initialization Start ... C28xx_CPU1: GEL Output: ... DCSM Initialization Done ... C28xx_CPU1: GEL Output: ... DCSM Initialization Start ... C28xx_CPU1: GEL Output: ... DCSM Initialization Done ... C28xx_CPU1: File Loader: Verification failed: Values at address 0x00AAEA@Program do not match Please verify target memory and memory map. C28xx_CPU1: GEL: File: C:\csWorkSpac2\tformat_f28002x_comms_demo\boostxl_posmgr_site2_RAM\tformat_f28002x_comms_demo.out: a data verification error occurred, file load failed.
Diga Ultraman:
我使用的是F280023C_64QFP芯片
,
Diga Ultraman:
工程配置中将芯片管脚修改为64QFP,.syscfg文件中也将配置改为F280023C_64QFP。故障更新为:
C28xx_CPU1: GEL Output:RAM initialization doneC28xx_CPU1: GEL Output:Memory Map Initialization Complete C28xx_CPU1: GEL Output: ... DCSM Initialization Start ...C28xx_CPU1: GEL Output: ... DCSM Initialization Done ... C28xx_CPU1: GEL Output: ... DCSM Initialization Start ...C28xx_CPU1: GEL Output: ... DCSM Initialization Done ... C28xx_CPU1: File Loader: Verification failed: Values at address 0x00A000@Program do not match Please verify target memory and memory map. C28xx_CPU1: GEL: File: C:\csWorkSpac2\tformat_f28002x_comms_demo\boostxl_posmgr_site2_RAM\tformat_f28002x_comms_demo.out: a data verification error occurred, file load failed.
,
Diga Ultraman:
发现“PM_tformat_f28002x_lib”中芯片类型还是280025C,问题是这个原因造成的吗?
,
Ben Qin:
你使用的CCS是什么版本的?可以安装最新版本的CCS试一下吗?
,
Diga Ultraman:
CCS版本为12.3.0。
,
Ben Qin:
你在哪里找到的这个例程?版本是什么?
,
Diga Ultraman:
资源与要求一致
,
Ben Qin:
查看下下面这个页面看是否有帮助:
software-dl.ti.com/…/troubleshooting-data_verification_errors.html
,
Diga Ultraman:
导入例程后我没有修改CMD文件,正常来说例程的CMD不应该满足F28002X系列芯片吗。
,
Diga Ultraman:
这是可以正常仿真的工程,密码匹配过程比多摩川通讯例程多了两行信息。
,
Ben Qin:
Diga Ultraman 说:导入例程后我没有修改CMD文件,正常来说例程的CMD不应该满足F28002X系列芯片吗。
正常应该是没有问题,那可能是bug。 0x00A000是LS4 RAM的起始地址,能否检查下CMD?
,
Diga Ultraman:
MEMORY {BEGIN: origin = 0x000000, length = 0x000002BOOT_RSVD: origin = 0x00000002, length = 0x00000126RAMM0: origin = 0x00000128, length = 0x000002D8RAMM1: origin = 0x00000400, length = 0x000003F8/* on-chip RAM block M1 */ // RAMM1_RSVD: origin = 0x000007F8, length = 0x00000008 /* Reserve and do not use for code as per the errata advisory "Memory: Prefetching Beyond Valid Memory" *//* RAMLS4: origin = 0x0000A000, length = 0x00000800RAMLS5: origin = 0x0000A800, length = 0x00000800RAMLS6: origin = 0x0000B000, length = 0x00000800RAMLS7: origin = 0x0000B800, length = 0x00000800 *//* Combining all the LS RAMs */RAMLS4567: origin = 0x0000A000, length = 0x00002000RAMGS0: origin = 0x0000C000, length = 0x000007F8 // RAMGS0_RSVD: origin = 0x0000C7F8, length = 0x00000008 /* Reserve and do not use for code as per the errata advisory "Memory: Prefetching Beyond Valid Memory" */RESET: origin = 0x003FFFC0, length = 0x00000002// FLASHBANK1: origin = 0x00080000, length = 0x00010000/* Flash sectors *//* BANK 0 */FLASH_BANK0_SEC0: origin = 0x080002, length = 0x000FFE//FLASH_BANK0_SEC0: origin = 0x080000, length = 0x001000FLASH_BANK0_SEC1: origin = 0x081000, length = 0x001000FLASH_BANK0_SEC2: origin = 0x082000, length = 0x001000FLASH_BANK0_SEC3: origin = 0x083000, length = 0x001000FLASH_BANK0_SEC4: origin = 0x084000, length = 0x001000FLASH_BANK0_SEC5: origin = 0x085000, length = 0x001000FLASH_BANK0_SEC6: origin = 0x086000, length = 0x001000FLASH_BANK0_SEC7: origin = 0x087000, length = 0x001000FLASH_BANK0_SEC8: origin = 0x088000, length = 0x001000FLASH_BANK0_SEC9: origin = 0x089000, length = 0x001000FLASH_BANK0_SEC10 : origin = 0x08A000, length = 0x001000FLASH_BANK0_SEC11 : origin = 0x08B000, length = 0x001000FLASH_BANK0_SEC12 : origin = 0x08C000, length = 0x001000FLASH_BANK0_SEC13 : origin = 0x08D000, length = 0x001000FLASH_BANK0_SEC14 : origin = 0x08E000, length = 0x001000FLASH_BANK0_SEC15 : origin = 0x08F000, length = 0x000FF8 // FLASH_BANK0_SEC15_RSVD : origin = 0x08FFF0, length = 0x000010/* Reserve and do not use for code as per the errata advisory "Memory: Prefetching Beyond Valid Memory" */BOOTROM: origin = 0x003F0000, length = 0x00008000BOOTROM_EXT: origin = 0x003F8000, length = 0x00007FC0 }SECTIONS {.text: > RAMLS4567 | RAMGS0.TI.ramfunc: > RAMLS4567.cinit: > RAMM0.switch: > RAMM0.reset: > RESET,TYPE = DSECT /* not used, */.cio: > RAMGS0codestart: > BEGIN.stack: > RAMM1 #if defined(__TI_EABI__).bss: > RAMLS4567.bss:output: > RAMLS4567.init_array: > RAMM0.const: > RAMGS0.data: > RAMLS4567 | RAMGS0.sysmem: > RAMLS4567 #else.pinit: > RAMM0.ebss: > RAMLS4567.econst: > RAMGS0.esysmem: > RAMLS4567 #endiframgs0 : > RAMGS0/*Allocate IQ math areas: */IQmath: > RAMLS4567 | RAMGS0IQmathTables: > RAMLS4567 | RAMGS0 } /* //=========================================================================== // End of file. //=========================================================================== */MEMORY {PAGE 0:/* Program Memory */PAGE 1:/* Data Memory */ACCESSPROTECTION: origin = 0x0005F500, length = 0x0000003EADCA: origin = 0x00007400, length = 0x00000080ADCC: origin = 0x00007500, length = 0x00000080ADCARESULT: origin = 0x00000B00, length = 0x00000018ADCCRESULT: origin = 0x00000B40, length = 0x00000018ANALOGSUBSYS: origin = 0x0005D700, length = 0x00000100BGCRCCPU: origin = 0x00006340, length = 0x00000040CANA: origin = 0x00048000, length = 0x00000200CLB1DATAEXCH: origin = 0x00003180, length = 0x00000080CLB2DATAEXCH: origin = 0x00003580, length = 0x00000080CLB1LOGICCFG: origin = 0x00003000, length = 0x00000052CLB2LOGICCFG: origin = 0x00003400, length = 0x00000052CLB1LOGICCTRL: origin = 0x00003100, length = 0x00000040CLB2LOGICCTRL: origin = 0x00003500, length = 0x00000040CLBXBAR: origin = 0x00007A40, length = 0x00000040CLKCFG: origin = 0x0005D200, length = 0x00000100CMPSS1: origin = 0x00005C80, length = 0x00000020CMPSS2: origin = 0x00005CA0, length = 0x00000020CMPSS3: origin = 0x00005CC0, length = 0x00000020CMPSS4: origin = 0x00005CE0, length = 0x00000020CPUTIMER0: origin = 0x00000C00, length = 0x00000008CPUTIMER1: origin = 0x00000C08, length = 0x00000008CPUTIMER2: origin = 0x00000C10, length = 0x00000008CPUSYS: origin = 0x0005D300, length = 0x000000A0DCC0: origin = 0x0005E700, length = 0x00000038DCC1: origin = 0x0005E740, length = 0x00000038DCSMBANK0Z1OTP: origin = 0x00078000, length = 0x00000020DCSMBANK0Z1: origin = 0x0005F000, length = 0x00000024DCSMBANK0Z2OTP: origin = 0x00078200, length = 0x00000020DCSMBANK0Z2: origin = 0x0005F040, length = 0x00000024DCSMCOMMON: origin = 0x0005F070, length = 0x00000010DEVCFG: origin = 0x0005D000, length = 0x000001ACDMACLASRCSEL: origin = 0x00007980, length = 0x0000001ADMA: origin = 0x00001000, length = 0x00000200ECAP1: origin = 0x00005200, length = 0x00000020ECAP2: origin = 0x00005240, length = 0x00000020ECAP3: origin = 0x00005280, length = 0x00000020EPWM1: origin = 0x00004000, length = 0x00000100EPWM2: origin = 0x00004100, length = 0x00000100EPWM3: origin = 0x00004200, length = 0x00000100EPWM4: origin = 0x00004300, length = 0x00000100EPWM5: origin = 0x00004400, length = 0x00000100EPWM6: origin = 0x00004500, length = 0x00000100EPWM7: origin = 0x00004600, length = 0x00000100EPWMXBAR: origin = 0x00007A00, length = 0x00000040EQEP1: origin = 0x00005100, length = 0x00000040EQEP2: origin = 0x00005140, length = 0x00000040ERADCOUNTER1: origin = 0x0005E980, length = 0x00000010ERADCOUNTER2: origin = 0x0005E990, length = 0x00000010ERADCOUNTER3: origin = 0x0005E9A0, length = 0x00000010ERADCOUNTER4: origin = 0x0005E9B0, length = 0x00000010ERADCRCGLOBAL: origin = 0x0005EA00, length = 0x00000010ERADCRC1: origin = 0x0005EA10, length = 0x00000010ERADCRC2: origin = 0x0005EA20, length = 0x00000010ERADCRC3: origin = 0x0005EA30, length = 0x00000010ERADCRC4: origin = 0x0005EA40, length = 0x00000010ERADCRC5: origin = 0x0005EA50, length = 0x00000010ERADCRC6: origin = 0x0005EA60, length = 0x00000010ERADCRC7: origin = 0x0005EA70, length = 0x00000010ERADCRC8: origin = 0x0005EA80, length = 0x00000010ERADGLOBAL: origin = 0x0005E800, length = 0x00000014ERADHWBP1: origin = 0x0005E900, length = 0x00000008ERADHWBP2: origin = 0x0005E908, length = 0x00000008ERADHWBP3: origin = 0x0005E910, length = 0x00000008ERADHWBP4: origin = 0x0005E918, length = 0x00000008ERADHWBP5: origin = 0x0005E920, length = 0x00000008ERADHWBP6: origin = 0x0005E928, length = 0x00000008ERADHWBP7: origin = 0x0005E930, length = 0x00000008ERADHWBP8: origin = 0x0005E938, length = 0x00000008FLASH0CTRL: origin = 0x0005F800, length = 0x00000182FLASH0ECC: origin = 0x0005FB00, length = 0x00000028FSIRXA: origin = 0x00006680, length = 0x00000050FSITXA: origin = 0x00006600, length = 0x00000050GPIOCTRL: origin = 0x00007C00, length = 0x00000200GPIODATAREAD: origin = 0x00007F80, length = 0x00000010GPIODATA: origin = 0x00007F00, length = 0x00000040HIC: origin = 0x00006500, length = 0x00000080HRCAP3: origin = 0x000052A0, length = 0x00000020I2CA: origin = 0x00007300, length = 0x00000022I2CB: origin = 0x00007340, length = 0x00000022INPUTXBAR: origin = 0x00007900, length = 0x00000020CLBINPUTXBAR: origin = 0x00007960, length = 0x00000020LINA: origin = 0x00006A00, length = 0x000000ECLINB: origin = 0x00006B00, length = 0x000000ECMEMORYERROR: origin = 0x0005F540, length = 0x00000040MEMCFG: origin = 0x0005F400, length = 0x000000C0NMIINTRUPT: origin = 0x00007060, length = 0x00000010OUTPUTXBAR: origin = 0x00007A80, length = 0x00000040CLBOUTPUTXBAR: origin = 0x00007BC0, length = 0x00000040SYSPERIPHAC: origin = 0x0005D500, length = 0x00000200PIECTRL: origin = 0x00000CE0, length = 0x0000001APIEVECTTABLE: origin = 0x00000D00, length = 0x00000200PMBUSA: origin = 0x00006400, length = 0x00000020SCIA: origin = 0x00007200, length = 0x00000010SPIA: origin = 0x00006100, length = 0x00000010SPIB: origin = 0x00006110, length = 0x00000010SYNCSOC: origin = 0x00007940, length = 0x00000006TESTERROR: origin = 0x0005F590, length = 0x00000010WD: origin = 0x00007000, length = 0x0000002CXBAR: origin = 0x00007920, length = 0x00000020XINT: origin = 0x00007070, length = 0x0000000C}SECTIONS { /*** PIE Vect Table and Boot ROM Variables Structures ***/ UNION run = PIEVECTTABLE {PieVectTableFileGROUP{EmuKeyVarEmuBModeVarEmuBootPinsVarFlashCallbackVarFlashScalingVar} }AccessProtectionRegsFile: > ACCESSPROTECTION, type=NOINITAdcaRegsFile: > ADCA, type=NOINITAdccRegsFile: > ADCC, type=NOINITAdcaResultRegsFile: > ADCARESULT, type=NOINITAdccResultRegsFile: > ADCCRESULT, type=NOINITAnalogSubsysRegsFile: > ANALOGSUBSYS, type=NOINITBgcrcCpuRegsFile: > BGCRCCPU, type=NOINITCanaRegsFile: > CANA, type=NOINITClb1DataExchRegsFile: > CLB1DATAEXCH, type=NOINITClb2DataExchRegsFile: > CLB2DATAEXCH, type=NOINITClb1LogicCfgRegsFile: > CLB1LOGICCFG, type=NOINITClb2LogicCfgRegsFile: > CLB2LOGICCFG, type=NOINITClb1LogicCtrlRegsFile: > CLB1LOGICCTRL, type=NOINITClb2LogicCtrlRegsFile: > CLB2LOGICCTRL, type=NOINITClbXbarRegsFile: > CLBXBAR, type=NOINITClkCfgRegsFile: > CLKCFG, type=NOINITCmpss1RegsFile: > CMPSS1, type=NOINITCmpss2RegsFile: > CMPSS2, type=NOINITCmpss3RegsFile: > CMPSS3, type=NOINITCmpss4RegsFile: > CMPSS4, type=NOINITCpuTimer0RegsFile: > CPUTIMER0, type=NOINITCpuTimer1RegsFile: > CPUTIMER1, type=NOINITCpuTimer2RegsFile: > CPUTIMER2, type=NOINITCpuSysRegsFile: > CPUSYS, type=NOINITDcc0RegsFile: > DCC0, type=NOINITDcc1RegsFile: > DCC1, type=NOINITDcsmBank0Z1OtpRegsFile: > DCSMBANK0Z1OTP, type=NOINITDcsmBank0Z1RegsFile: > DCSMBANK0Z1, type=NOINITDcsmBank0Z2OtpRegsFile: > DCSMBANK0Z2OTP, type=NOINITDcsmBank0Z2RegsFile: > DCSMBANK0Z2, type=NOINITDcsmCommonRegsFile: > DCSMCOMMON, type=NOINITDevCfgRegsFile: > DEVCFG, type=NOINITDmaClaSrcSelRegsFile: > DMACLASRCSEL, type=NOINITDmaRegsFile: > DMA, type=NOINITECap1RegsFile: > ECAP1, type=NOINITECap2RegsFile: > ECAP2, type=NOINITECap3RegsFile: > ECAP3, type=NOINITEPwm1RegsFile: > EPWM1, type=NOINITEPwm2RegsFile: > EPWM2, type=NOINITEPwm3RegsFile: > EPWM3, type=NOINITEPwm4RegsFile: > EPWM4, type=NOINITEPwm5RegsFile: > EPWM5, type=NOINITEPwm6RegsFile: > EPWM6, type=NOINITEPwm7RegsFile: > EPWM7, type=NOINITEPwmXbarRegsFile: > EPWMXBAR, type=NOINITEQep1RegsFile: > EQEP1, type=NOINITEQep2RegsFile: > EQEP2, type=NOINITEradCounter1RegsFile: > ERADCOUNTER1, type=NOINITEradCounter2RegsFile: > ERADCOUNTER2, type=NOINITEradCounter3RegsFile: > ERADCOUNTER3, type=NOINITEradCounter4RegsFile: > ERADCOUNTER4, type=NOINITEradCRCGlobalRegsFile: > ERADCRCGLOBAL, type=NOINITEradCRC1RegsFile: > ERADCRC1, type=NOINITEradCRC2RegsFile: > ERADCRC2, type=NOINITEradCRC3RegsFile: > ERADCRC3, type=NOINITEradCRC4RegsFile: > ERADCRC4, type=NOINITEradCRC5RegsFile: > ERADCRC5, type=NOINITEradCRC6RegsFile: > ERADCRC6, type=NOINITEradCRC7RegsFile: > ERADCRC7, type=NOINITEradCRC8RegsFile: > ERADCRC8, type=NOINITEradGlobalRegsFile: > ERADGLOBAL, type=NOINITEradHWBP1RegsFile: > ERADHWBP1, type=NOINITEradHWBP2RegsFile: > ERADHWBP2, type=NOINITEradHWBP3RegsFile: > ERADHWBP3, type=NOINITEradHWBP4RegsFile: > ERADHWBP4, type=NOINITEradHWBP5RegsFile: > ERADHWBP5, type=NOINITEradHWBP6RegsFile: > ERADHWBP6, type=NOINITEradHWBP7RegsFile: > ERADHWBP7, type=NOINITEradHWBP8RegsFile: > ERADHWBP8, type=NOINITFlash0CtrlRegsFile: > FLASH0CTRL, type=NOINITFlash0EccRegsFile: > FLASH0ECC, type=NOINITFsiRxaRegsFile: > FSIRXA, type=NOINITFsiTxaRegsFile: > FSITXA, type=NOINITGpioCtrlRegsFile: > GPIOCTRL, type=NOINITGpioDataReadRegsFile: > GPIODATAREAD, type=NOINITGpioDataRegsFile: > GPIODATA, type=NOINITHicRegsFile: > HIC, type=NOINITHRCap3RegsFile: > HRCAP3, type=NOINITI2caRegsFile: > I2CA, type=NOINITI2cbRegsFile: > I2CB, type=NOINITInputXbarRegsFile: > INPUTXBAR, type=NOINITClbInputXbarRegsFile: > CLBINPUTXBAR, type=NOINITLinaRegsFile: > LINA, type=NOINITLinbRegsFile: > LINB, type=NOINITMemoryErrorRegsFile: > MEMORYERROR, type=NOINITMemCfgRegsFile: > MEMCFG, type=NOINITNmiIntruptRegsFile: > NMIINTRUPT, type=NOINITOutputXbarRegsFile: > OUTPUTXBAR, type=NOINITClbOutputXbarRegsFile: > CLBOUTPUTXBAR, type=NOINITSysPeriphAcRegsFile: > SYSPERIPHAC, type=NOINITPieCtrlRegsFile: > PIECTRL, type=NOINITPieVectTableFile: > PIEVECTTABLE, type=NOINITPmbusaRegsFile: > PMBUSA, type=NOINITSciaRegsFile: > SCIA, type=NOINITSpiaRegsFile: > SPIA, type=NOINITSpibRegsFile: > SPIB, type=NOINITSyncSocRegsFile: > SYNCSOC, type=NOINITTestErrorRegsFile: > TESTERROR, type=NOINITWdRegsFile: > WD, type=NOINITXbarRegsFile: > XBAR, type=NOINITXintRegsFile: > XINT, type=NOINIT }/* //=========================================================================== // End of file. //=========================================================================== */
,
Ben Qin:
我找不到你这个例程。你是在C2000ware中导入的吗?能否分享下例程导入路径?
,
Diga Ultraman:
C:\ti\c2000\C2000Ware_MotorControl_SDK_4_01_00_00\solutions\boostxl_posmgr\f28002x\ccs\tformat我用一个没有加密的芯片可以正常仿真,猜测之前的问题是芯片密码区被加密造成。新的问题是之前的工程我们已经在"Debug_Flash Settings"中加入了密码,还是不能仿真。
,
Diga Ultraman:
不是C2000Ware,是C2000Ware_MotorControl_SDK_4_01_00_00
,
Ben Qin:
Diga Ultraman 说:新的问题是之前的工程我们已经在"Debug_Flash Settings"中加入了密码,还是不能仿真。
报错是什么?密码确定是正确的吗?
,
Diga Ultraman:
C28xx_CPU1: GEL Output:RAM initialization doneC28xx_CPU1: GEL Output:Memory Map Initialization Complete C28xx_CPU1: GEL Output: ... DCSM Initialization Start ...C28xx_CPU1: GEL Output: ... DCSM Initialization Done ... C28xx_CPU1: GEL Output: ... DCSM Initialization Start ...C28xx_CPU1: GEL Output: ... DCSM Initialization Done ... C28xx_CPU1: File Loader: Verification failed: Values at address 0x00AAEA@Program do not match Please verify target memory and memory map. C28xx_CPU1: GEL: File: C:\csWorkSpac2\tformat_f28002x_comms_demo\boostxl_posmgr_site2_RAM\tformat_f28002x_comms_demo.out: a data verification error occurred, file load failed.故障信息没有变化,我们在最开始的时候就已经加入了密码。密码是确认是正确。但是仿真过程是有问题的,另一个工程仿真时对DCSM的匹配有6行信息,例程只有4行匹配信息,下面的图片是可以正常仿真时关于DCSM相关的信息行数,一共有6行。
,
Ben Qin:
Diga Ultraman 说:另一个工程仿真时对DCSM的匹配有6行信息,例程只有4行匹配信息,
可以将工程.map文件发上来吗?
,
Diga Ultraman:
******************************************************************************TMS320C2000 Linker PC v22.6.0****************************************************************************** >> Linked Fri Jun2 11:06:00 2023OUTPUT FILE NAME:<tformat_f28002x_comms_demo.out> ENTRY POINT SYMBOL: "_c_int00"address: 0000a99dMEMORY CONFIGURATIONnameoriginlengthusedunusedattrfill ------------------------------------------------------------------- PAGE 0:BEGIN00000000000000020000000200000000RWIXBOOT_RSVD00000002000001260000000000000126RWIXRAMM000000128000002d800000000000002d8RWIXRAMM100000400000003f80000038000000078RWIXRAMLS45670000a00000002000000011bc00000e44RWIXRAMGS00000c000000007f800000328000004d0RWIXFLASH_BANK0_SEC00008000200000ffe0000000000000ffeRWIXFLASH_BANK0_SEC100081000000010000000000000001000RWIXFLASH_BANK0_SEC200082000000010000000000000001000RWIXFLASH_BANK0_SEC300083000000010000000000000001000RWIXFLASH_BANK0_SEC400084000000010000000000000001000RWIXFLASH_BANK0_SEC500085000000010000000000000001000RWIXFLASH_BANK0_SEC600086000000010000000000000001000RWIXFLASH_BANK0_SEC700087000000010000000000000001000RWIXFLASH_BANK0_SEC800088000000010000000000000001000RWIXFLASH_BANK0_SEC900089000000010000000000000001000RWIXFLASH_BANK0_SEC100008a000000010000000000000001000RWIXFLASH_BANK0_SEC110008b000000010000000000000001000RWIXFLASH_BANK0_SEC120008c000000010000000000000001000RWIXFLASH_BANK0_SEC130008d000000010000000000000001000RWIXFLASH_BANK0_SEC140008e000000010000000000000001000RWIXFLASH_BANK0_SEC150008f00000000ff80000000000000ff8RWIXBOOTROM003f0000000080000000000000008000RWIXBOOTROM_EXT003f800000007fc00000000000007fc0RWIXRESET003fffc0000000020000000000000002RWIXPAGE 1:ADCARESULT00000b00000000180000000000000018RWIXADCCRESULT00000b40000000180000000000000018RWIXCPUTIMER000000c00000000080000000000000008RWIXCPUTIMER100000c08000000080000000000000008RWIXCPUTIMER200000c10000000080000000000000008RWIXPIECTRL00000ce00000001a000000000000001aRWIXPIEVECTTABLE00000d00000002000000000000000200RWIXDMA00001000000002000000000000000200RWIXCLB1LOGICCFG00003000000000520000000000000052RWIXCLB1LOGICCTRL00003100000000400000000000000040RWIXCLB1DATAEXCH00003180000000800000000000000080RWIXCLB2LOGICCFG00003400000000520000000000000052RWIXCLB2LOGICCTRL00003500000000400000000000000040RWIXCLB2DATAEXCH00003580000000800000000000000080RWIXEPWM100004000000001000000000000000100RWIXEPWM200004100000001000000000000000100RWIXEPWM300004200000001000000000000000100RWIXEPWM400004300000001000000000000000100RWIXEPWM500004400000001000000000000000100RWIXEPWM600004500000001000000000000000100RWIXEPWM700004600000001000000000000000100RWIXEQEP100005100000000400000000000000040RWIXEQEP200005140000000400000000000000040RWIXECAP100005200000000200000000000000020RWIXECAP200005240000000200000000000000020RWIXECAP300005280000000200000000000000020RWIXHRCAP3000052a0000000200000000000000020RWIXCMPSS100005c80000000200000000000000020RWIXCMPSS200005ca0000000200000000000000020RWIXCMPSS300005cc0000000200000000000000020RWIXCMPSS400005ce0000000200000000000000020RWIXSPIA00006100000000100000000000000010RWIXSPIB00006110000000100000000000000010RWIXBGCRCCPU00006340000000400000000000000040RWIXPMBUSA00006400000000200000000000000020RWIXHIC00006500000000800000000000000080RWIXFSITXA00006600000000500000000000000050RWIXFSIRXA00006680000000500000000000000050RWIXLINA00006a00000000ec00000000000000ecRWIXLINB00006b00000000ec00000000000000ecRWIXWD000070000000002c000000000000002cRWIXNMIINTRUPT00007060000000100000000000000010RWIXXINT000070700000000c000000000000000cRWIXSCIA00007200000000100000000000000010RWIXI2CA00007300000000220000000000000022RWIXI2CB00007340000000220000000000000022RWIXADCA00007400000000800000000000000080RWIXADCC00007500000000800000000000000080RWIXINPUTXBAR00007900000000200000000000000020RWIXXBAR00007920000000200000000000000020RWIXSYNCSOC00007940000000060000000000000006RWIXCLBINPUTXBAR00007960000000200000000000000020RWIXDMACLASRCSEL000079800000001a000000000000001aRWIXEPWMXBAR00007a00000000400000000000000040RWIXCLBXBAR00007a40000000400000000000000040RWIXOUTPUTXBAR00007a80000000400000000000000040RWIXCLBOUTPUTXBAR00007bc0000000400000000000000040RWIXGPIOCTRL00007c00000002000000000000000200RWIXGPIODATA00007f00000000400000000000000040RWIXGPIODATAREAD00007f80000000100000000000000010RWIXCANA00048000000002000000000000000200RWIXDEVCFG0005d000000001ac00000000000001acRWIXCLKCFG0005d200000001000000000000000100RWIXCPUSYS0005d300000000a000000000000000a0RWIXSYSPERIPHAC0005d500000002000000000000000200RWIXANALOGSUBSYS0005d700000001000000000000000100RWIXDCC00005e700000000380000000000000038RWIXDCC10005e740000000380000000000000038RWIXERADGLOBAL0005e800000000140000000000000014RWIXERADHWBP10005e900000000080000000000000008RWIXERADHWBP20005e908000000080000000000000008RWIXERADHWBP30005e910000000080000000000000008RWIXERADHWBP40005e918000000080000000000000008RWIXERADHWBP50005e920000000080000000000000008RWIXERADHWBP60005e928000000080000000000000008RWIXERADHWBP70005e930000000080000000000000008RWIXERADHWBP80005e938000000080000000000000008RWIXERADCOUNTER10005e980000000100000000000000010RWIXERADCOUNTER20005e990000000100000000000000010RWIXERADCOUNTER30005e9a0000000100000000000000010RWIXERADCOUNTER40005e9b0000000100000000000000010RWIXERADCRCGLOBAL0005ea00000000100000000000000010RWIXERADCRC10005ea10000000100000000000000010RWIXERADCRC20005ea20000000100000000000000010RWIXERADCRC30005ea30000000100000000000000010RWIXERADCRC40005ea40000000100000000000000010RWIXERADCRC50005ea50000000100000000000000010RWIXERADCRC60005ea60000000100000000000000010RWIXERADCRC70005ea70000000100000000000000010RWIXERADCRC80005ea80000000100000000000000010RWIXDCSMBANK0Z10005f000000000240000000000000024RWIXDCSMBANK0Z20005f040000000240000000000000024RWIXDCSMCOMMON0005f070000000100000000000000010RWIXMEMCFG0005f400000000c000000000000000c0RWIXACCESSPROTECTION0005f5000000003e000000000000003eRWIXMEMORYERROR0005f540000000400000000000000040RWIXTESTERROR0005f590000000100000000000000010RWIXFLASH0CTRL0005f800000001820000000000000182RWIXFLASH0ECC0005fb00000000280000000000000028RWIXDCSMBANK0Z1OTP00078000000000200000000000000020RWIXDCSMBANK0Z2OTP00078200000000200000000000000020RWIXSECTION ALLOCATION MAPoutputattributes/ sectionpageoriginlengthinput sections ------------------------------------------------ .text00000a00000000b080000a0000000012fdriverlib.lib : sysctl.obj (.text:SysCtl_setClock)0000a12f000000fd: sysctl.obj (.text:SysCtl_isPLLValid)0000a22c000000f5PM_tformat_lib_f28002x.lib : clb_config.obj (.text:initTileTformat)0000a321000000e5: clb_config.obj (.text:initTileTformatRxCRC)0000a40600000073driverlib.lib : sysctl.obj (.text:DCC_setCounterSeeds)0000a4790000005c: spi.obj (.text:SPI_setConfig)0000a4d50000005bPM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.text:PM_tformat_setupPeriph)0000a53000000059driverlib.lib : clb.obj (.text:CLB_configCounterLoadMatch)0000a58900000052: gpio.obj (.text:GPIO_setPadConfig)0000a5db00000042: sysctl.obj (.text:SysCtl_selectOscSource)0000a61d0000003d: interrupt.obj (.text:Interrupt_initModule)0000a65a00000038: xbar.obj (.text:XBAR_setOutputMuxConfig)0000a69200000037: gpio.obj (.text:GPIO_setPinConfig)0000a6c900000037: gpio.obj (.text:GPIO_setQualificationMode)0000a70000000037: interrupt.obj (.text:Interrupt_enable)0000a73700000036: spi.obj (.text:SPI_clearInterruptStatus)0000a76d00000031: gpio.obj (.text:GPIO_setDirectionMode)0000a79e0000002f: spi.obj (.text:SPI_enableInterrupt)0000a7cd0000002e: clb.obj (.text:CLB_writeInterface)0000a7fb0000002b: sysctl.obj (.text:SysCtl_selectXTAL)0000a8260000002brts2800_fpu32_eabi.lib : autoinit.c.obj (.text:__TI_auto_init_nobinit_nopinit)0000a85100000029: exit.c.obj (.text)0000a87a00000024driverlib.lib : sysctl.obj (.text:DCC_enableSingleShotMode)0000a89e00000023: sysctl.obj (.text:SysCtl_pollX1Counter)0000a8c10000001e: sysctl.obj (.text:DCC_setCounter0ClkSource)0000a8df0000001e: sysctl.obj (.text:DCC_setCounter1ClkSource)0000a8fd0000001e: interrupt.obj (.text:Interrupt_initVectorTable)0000a91b0000001dPM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.text:PM_tformat_setFreq)0000a9380000001bdriverlib.lib : xbar.obj (.text:XBAR_isBaseValid)0000a9530000001a: sysctl.obj (.text:SysCtl_selectXTALSingleEnded)0000a96d00000019rts2800_fpu32_fast_supplement_eabi.lib : div_f32.obj (.text)0000a98600000017driverlib.lib : sysctl.obj (.text:SysCtl_enablePeripheral)0000a99d00000017rts2800_fpu32_eabi.lib : boot28.asm.obj (.text)0000a9b400000016driverlib.lib : sysctl.obj (.text:DCC_disableDoneSignal)0000a9ca00000015: sysctl.obj (.text:DCC_clearDoneFlag)0000a9df00000015: sysctl.obj (.text:DCC_clearErrorFlag)0000a9f400000015: sysctl.obj (.text:DCC_disableErrorSignal)0000aa0900000015: sysctl.obj (.text:DCC_isBaseValid)0000aa1e00000014: sysctl.obj (.text:DCC_disableModule)0000aa3200000014: sysctl.obj (.text:DCC_enableModule)0000aa4600000014: gpio.obj (.text:GPIO_isPinValid)0000aa5a00000013: clb.obj (.text:CLB_isBaseValid)0000aa6d00000013: spi.obj (.text:SPI_isBaseValid)0000aa8000000010PM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.text:PM_tformat_startOperation)0000aa900000000edriverlib.lib : clb.obj (.text:CLB_isAddressValid)0000aa9e0000000e: interrupt.obj (.text:Interrupt_defaultHandler)0000aaac0000000d: interrupt.obj (.text:Interrupt_disableMaster)0000aab90000000d: interrupt.obj (.text:Interrupt_enableMaster)0000aac60000000c: sysctl.obj (.text:SysCtl_setPLLSysClk)0000aad20000000crts2800_fpu32_eabi.lib : args_main.c.obj (.text)0000aade0000000bdriverlib.lib : sysctl.obj (.text:SysCtl_isMCDClockFailureDetected)0000aae900000009rts2800_fpu32_eabi.lib : _lock.c.obj (.text)0000aaf200000008f28002x_codestartbranch.obj (.text)0000aafa00000007driverlib.lib : sysctl.obj (.text:SysCtl_resetMCD)0000ab0100000002: interrupt.obj (.text:Interrupt_illegalOperationHandler)0000ab0300000002: interrupt.obj (.text:Interrupt_nmiHandler)0000ab0500000002rts2800_fpu32_eabi.lib : pre_init.c.obj (.text)0000ab0700000001: startup.c.obj (.text).TI.ramfunc*00000ab080000063a0000ab08000000d2board.obj (.TI.ramfunc:PM_TFORMAT_RX_CRC_init)0000abda000000c1board.obj (.TI.ramfunc:PM_TFORMAT_CLB_init)0000ac9b000000bcPM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_setupCommandReadoutOrReset)0000ad57000000a0device.obj (.TI.ramfunc:Device_enableAllPeripherals)0000adf700000081tformat.obj (.TI.ramfunc:tformat_spiRxISR)0000ae780000006btformat.obj (.TI.ramfunc:tformat_initSPIFIFO)0000aee30000005etformat.obj (.TI.ramfunc:tformat_exCommands)0000af410000005ctformat.obj (.TI.ramfunc:tformat_checkError)0000af9d0000003bboard.obj (.TI.ramfunc:PinMux_init)0000afd80000003btformat.obj (.TI.ramfunc:tformat_init)0000b01300000035pm_tformat_main.obj (.TI.ramfunc:main)0000b04800000031device.obj (.TI.ramfunc:Device_init)0000b0790000002aPM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_receiveDataID3)0000b0a30000001eboard.obj (.TI.ramfunc:TFORMAT_CLB_OUTPUTXBAR_SPICLK_TEST_PIN_init)0000b0c10000001eboard.obj (.TI.ramfunc:TFORMAT_CLB_OUTPUTXBAR_TXEN_init)0000b0df00000015PM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_updatePositionOrTurns)0000b0f400000013board.obj (.TI.ramfunc:TFORMAT_GPIO_PWRCTRL_init)0000b10700000010device.obj (.TI.ramfunc:Device_initGPIO)0000b1170000000ePM_tformat_lib_f28002x.lib : pm_tformat_crc.obj (.TI.ramfunc:tformat_getRxCRCbyCLB)0000b12500000009board.obj (.TI.ramfunc:TFORMAT_CLB_INPUTXBAR_SIMO_init)0000b12e00000005board.obj (.TI.ramfunc:CLB_OUTPUTXBAR_init)0000b13300000005board.obj (.TI.ramfunc:CLB_init)0000b13800000004driverlib.lib : sysctl.obj (.TI.ramfunc)0000b13c00000003PM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_updateEncoderID)0000b13f00000003device.obj (.TI.ramfunc:__error__).cinit00000012800000000UNINITIALIZED.reset0003fffc000000000DSECTcodestart*000000000000000020000000000000002f28002x_codestartbranch.obj (codestart).stack00000040000000380UNINITIALIZED0000040000000380--HOLE--.bss00000b18c00000030UNINITIALIZED0000b18c00000013pm_tformat_main.obj (.bss)0000b19f00000001--HOLE--0000b1a000000010pm_tformat_main.obj (.bss:retain)0000b1b00000000cpm_tformat_main.obj (.bss:tformatRxData).init_array*00000012800000000UNINITIALIZED.data00000b1420000004a0000b14200000020PM_tformat_lib_f28002x.lib : clb_config.obj (.data:TileTformatHLCInstr)0000b16200000020: clb_config.obj (.data:TileTformatRxCRCHLCInstr)0000b18200000006rts2800_fpu32_eabi.lib : exit.c.obj (.data)0000b18800000002: _lock.c.obj (.data:_lock)0000b18a00000002: _lock.c.obj (.data:_unlock).const00000c000000003280000c0000000009adriverlib.lib : sysctl.obj (.const:.string)0000c09a00000098: gpio.obj (.const:.string)0000c13200000097: clb.obj (.const:.string)0000c1c900000001--HOLE-- [fill = 0]0000c1ca00000097: spi.obj (.const:.string)0000c26100000001--HOLE-- [fill = 0]0000c2620000000apm_tformat_main.obj (.const)0000c26c00000014--HOLE-- [fill = 0]0000c2800000005btformat.obj (.const)0000c2db00000001--HOLE-- [fill = 0]0000c2dc0000004cdriverlib.lib : xbar.obj (.const:.string)MODULE SUMMARYModulecodero datarw data------------------------.\common\device.obj22800f28002x_codestartbranch.obj1000+--+-----------------------------+------+---------+---------+Total:23800.\source\tformat.obj481910pm_tformat_main.obj531047+--+-----------------------------+------+---------+---------+Total:53410147.\syscfg\board.obj56000+--+-----------------------------+------+---------+---------+Total:56000../src_lib/driverlib.libsysctl.obj11401540gpio.obj2611520spi.obj2121510clb.obj1681510interrupt.obj19000xbar.obj83760+--+-----------------------------+------+---------+---------+Total:20546840C:/ti/c2000/C2000Ware_MotorControl_SDK_4_01_00_00/libraries/position_sensing/tformat/lib/PM_tformat_lib_f28002x.libclb_config.obj474064pm_tformat_source.obj39000pm_tformat_crc.obj1400+--+-----------------------------+------+---------+---------+Total:878064C:\ti\c2000\C2000Ware_MotorControl_SDK_4_01_00_00\c2000ware\libraries\math\FPUfastRTS\c28\lib\rts2800_fpu32_fast_supplement_eabi.libdiv_f32.obj2500+--+-----------------------------+------+---------+---------+Total:2500C:\ti\ccs1230\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\rts2800_fpu32_eabi.libexit.c.obj4106autoinit.c.obj4300boot28.asm.obj2300_lock.c.obj904args_main.c.obj1200pre_init.c.obj200startup.c.obj100+--+-----------------------------+------+---------+---------+Total:131010Stack:00896+--+-----------------------------+------+---------+---------+Grand Total:44207851017GLOBAL DATA SYMBOLS: SORTED BY DATA PAGEaddressdata pagename ---------------------------- 0000040010 (00000400)__stack0000b1422c5 (0000b140)TileTformatHLCInstr 0000b1622c5 (0000b140)TileTformatRxCRCHLCInstr0000b1822c6 (0000b180)__TI_enable_exit_profile_output 0000b1842c6 (0000b180)__TI_cleanup_ptr 0000b1862c6 (0000b180)__TI_dtors_ptr 0000b1882c6 (0000b180)_lock 0000b18a2c6 (0000b180)_unlock 0000b18c2c6 (0000b180)tformatSpiRxIsrTicker 0000b18e2c6 (0000b180)tformatData 0000b1a02c6 (0000b180)errorData 0000b1a42c6 (0000b180)encoderData 0000b1aa2c6 (0000b180)commandData 0000b1b02c6 (0000b180)tformatRxDataGLOBAL SYMBOLS: SORTED ALPHABETICALLY BY Namepageaddressname---------------00000a851C$$EXIT00000b125CLB_INPUTXBAR_init00000b12eCLB_OUTPUTXBAR_init00000a530CLB_configCounterLoadMatch00000b133CLB_init00000ad57Device_enableAllPeripherals00000b048Device_init00000b107Device_initGPIO00000b0f4GPIO_init00000a76dGPIO_setDirectionMode00000a589GPIO_setPadConfig00000a692GPIO_setPinConfig00000a6c9GPIO_setQualificationMode00000a700Interrupt_enable00000a61dInterrupt_initModule00000a8fdInterrupt_initVectorTable00000abdaPM_TFORMAT_CLB_init00000ab08PM_TFORMAT_RX_CRC_init00000b079PM_tformat_receiveDataID300000a91bPM_tformat_setFreq00000ac9bPM_tformat_setupCommandReadoutOrReset00000a4d5PM_tformat_setupPeriph00000aa80PM_tformat_startOperation00000b13cPM_tformat_updateEncoderID00000b0dfPM_tformat_updatePositionOrTurns00000af9dPinMux_init00000a737SPI_clearInterruptStatus00000a79eSPI_enableInterrupt00000a479SPI_setConfig00000b138SysCtl_delay00000a12fSysCtl_isPLLValid00000a5dbSysCtl_selectOscSource00000a7fbSysCtl_selectXTAL00000a953SysCtl_selectXTALSingleEnded00000a000SysCtl_setClock00000b125TFORMAT_CLB_INPUTXBAR_SIMO_init00000b0a3TFORMAT_CLB_OUTPUTXBAR_SPICLK_TEST_PIN_init 00000b0c1TFORMAT_CLB_OUTPUTXBAR_TXEN_init00000b0f4TFORMAT_GPIO_PWRCTRL_init00000b142TileTformatHLCInstr00000b162TileTformatRxCRCHLCInstr00000a65aXBAR_setOutputMuxConfign/aUNDEFED__TI_CINIT_Basen/aUNDEFED__TI_CINIT_Limitn/aUNDEFED__TI_Handler_Table_Basen/aUNDEFED__TI_Handler_Table_Limit000000780__TI_STACK_ENDabs00000380__TI_STACK_SIZE00000a826__TI_auto_init_nobinit_nopinit00000b184__TI_cleanup_ptr00000b186__TI_dtors_ptr00000b182__TI_enable_exit_profile_outputabsffffffff__TI_pprof_out_hndlabsffffffff__TI_prof_data_sizeabsffffffff__TI_prof_data_start00000a96d__c28xabi_divfn/aUNDEFED__c_args__00000b13f__error__000000400__stack00000aad2_args_main00000a99d_c_int0000000b188_lock00000aaf1_nop00000aaed_register_lock00000aae9_register_unlock00000ab07_system_post_cinit00000ab05_system_pre_init00000b18a_unlock00000a851abort000000000code_start00000b1aacommandData00000b1a4encoderData00000b1a0errorData00000a853exit00000a22cinitTileTformat00000a321initTileTformatRxCRC00000b013main00000b18etformatData00000b1b0tformatRxData00000b18ctformatSpiRxIsrTicker00000af41tformat_checkError00000aee3tformat_exCommands00000b117tformat_getRxCRCbyCLB00000afd8tformat_init00000ae78tformat_initSPIFIFO00000adf7tformat_spiRxISRGLOBAL SYMBOLS: SORTED BY Symbol Addresspageaddressname---------------000000000code_start000000400__stack000000780__TI_STACK_END00000a000SysCtl_setClock00000a12fSysCtl_isPLLValid00000a22cinitTileTformat00000a321initTileTformatRxCRC00000a479SPI_setConfig00000a4d5PM_tformat_setupPeriph00000a530CLB_configCounterLoadMatch00000a589GPIO_setPadConfig00000a5dbSysCtl_selectOscSource00000a61dInterrupt_initModule00000a65aXBAR_setOutputMuxConfig00000a692GPIO_setPinConfig00000a6c9GPIO_setQualificationMode00000a700Interrupt_enable00000a737SPI_clearInterruptStatus00000a76dGPIO_setDirectionMode00000a79eSPI_enableInterrupt00000a7fbSysCtl_selectXTAL00000a826__TI_auto_init_nobinit_nopinit00000a851C$$EXIT00000a851abort00000a853exit00000a8fdInterrupt_initVectorTable00000a91bPM_tformat_setFreq00000a953SysCtl_selectXTALSingleEnded00000a96d__c28xabi_divf00000a99d_c_int0000000aa80PM_tformat_startOperation00000aad2_args_main00000aae9_register_unlock00000aaed_register_lock00000aaf1_nop00000ab05_system_pre_init00000ab07_system_post_cinit00000ab08PM_TFORMAT_RX_CRC_init00000abdaPM_TFORMAT_CLB_init00000ac9bPM_tformat_setupCommandReadoutOrReset00000ad57Device_enableAllPeripherals00000adf7tformat_spiRxISR00000ae78tformat_initSPIFIFO00000aee3tformat_exCommands00000af41tformat_checkError00000af9dPinMux_init00000afd8tformat_init00000b013main00000b048Device_init00000b079PM_tformat_receiveDataID300000b0a3TFORMAT_CLB_OUTPUTXBAR_SPICLK_TEST_PIN_init 00000b0c1TFORMAT_CLB_OUTPUTXBAR_TXEN_init00000b0dfPM_tformat_updatePositionOrTurns00000b0f4GPIO_init00000b0f4TFORMAT_GPIO_PWRCTRL_init00000b107Device_initGPIO00000b117tformat_getRxCRCbyCLB00000b125CLB_INPUTXBAR_init00000b125TFORMAT_CLB_INPUTXBAR_SIMO_init00000b12eCLB_OUTPUTXBAR_init00000b133CLB_init00000b138SysCtl_delay00000b13cPM_tformat_updateEncoderID00000b13f__error__00000b142TileTformatHLCInstr00000b162TileTformatRxCRCHLCInstr00000b182__TI_enable_exit_profile_output00000b184__TI_cleanup_ptr00000b186__TI_dtors_ptr00000b188_lock00000b18a_unlock00000b18ctformatSpiRxIsrTicker00000b18etformatData00000b1a0errorData00000b1a4encoderData00000b1aacommandData00000b1b0tformatRxDataabs00000380__TI_STACK_SIZEabsffffffff__TI_pprof_out_hndlabsffffffff__TI_prof_data_sizeabsffffffff__TI_prof_data_startn/aUNDEFED__TI_CINIT_Basen/aUNDEFED__TI_CINIT_Limitn/aUNDEFED__TI_Handler_Table_Basen/aUNDEFED__TI_Handler_Table_Limitn/aUNDEFED__c_args__[86 symbols]******************************************************************************TMS320C2000 Linker PC v22.6.0****************************************************************************** >> Linked Mon May 29 13:39:58 2023OUTPUT FILE NAME:<tformat_f28002x_comms_demo.out> ENTRY POINT SYMBOL: "_c_int00"address: 000829b7MEMORY CONFIGURATIONnameoriginlengthusedunusedattrfill ------------------------------------------------------------------- PAGE 0:BOOT_RSVD00000002000001260000000000000126RWIXRAMM000000128000002d800000000000002d8RWIXRAMM100000400000003f80000038000000078RWIXRAMLS45670000a0000000200000000b34000014ccRWIXRAMGS00000c000000007f800000000000007f8RWIXB0_DCSM_OTP_Z1_LINKPO 000780000000000c0000000c00000000RWIXB0_DCSM_OTP_Z1_GPREG0007800c000000040000000400000000RWIXB0_DCSM_OTP_Z1_PSWDLO 00078010000000040000000400000000RWIXB0_DCSM_OTP_Z1_CRCLOC 00078014000000040000000400000000RWIXB0_DCSM_ZSEL_Z1_P000078020000000100000001000000000RWIXB0_DCSM_OTP_Z2_LINKPO 000782000000000c000000000000000cRWIXB0_DCSM_OTP_Z2_GPREG0007820c000000040000000000000004RWIXB0_DCSM_OTP_Z2_PSWDLO 00078210000000040000000000000004RWIXB0_DCSM_OTP_Z2_CRCLOC 00078214000000040000000000000004RWIXB0_DCSM_OTP_Z2_BOOTCT 0007821c000000040000000000000004RWIXB0_DCSM_ZSEL_Z2_P000078220000000100000000000000010RWIXB1_DCSM_OTP_Z1_LINKPO 00078400000000100000000000000010RWIXB1_DCSM_ZSEL_Z1_P000078420000000100000000000000010RWIXB1_DCSM_OTP_Z2_LINKPO 000786000000000c000000000000000cRWIXB1_DCSM_ZSEL_Z2_P000078620000000100000000000000010RWIXBEGIN00080000000000020000000200000000RWIXFLASH_BANK0_SEC00008000200000ffe0000000000000ffeRWIXFLASH_BANK0_SEC100081000000010000000000000001000RWIXFLASH_BANK0_SEC2_3_40008200000003000000015dc00001a24RWIXFLASH_BANK0_SEC500085000000010000000037a00000c86RWIXFLASH_BANK0_SEC600086000000010000000000000001000RWIXFLASH_BANK0_SEC700087000000010000000000000001000RWIXFLASH_BANK0_SEC800088000000010000000000000001000RWIXFLASH_BANK0_SEC900089000000010000000000000001000RWIXFLASH_BANK0_SEC100008a000000010000000000000001000RWIXFLASH_BANK0_SEC110008b000000010000000000000001000RWIXFLASH_BANK0_SEC120008c000000010000000000000001000RWIXFLASH_BANK0_SEC130008d000000010000000000000001000RWIXFLASH_BANK0_SEC140008e000000010000000000000001000RWIXFLASH_BANK0_SEC150008f00000000ff00000000000000ff0RWIXBOOTROM003f0000000080000000000000008000RWIXBOOTROM_EXT003f800000007fc00000000000007fc0RWIXRESET003fffc0000000020000000000000002RWIXPAGE 1:ADCARESULT00000b00000000180000000000000018RWIXADCCRESULT00000b40000000180000000000000018RWIXCPUTIMER000000c00000000080000000000000008RWIXCPUTIMER100000c08000000080000000000000008RWIXCPUTIMER200000c10000000080000000000000008RWIXPIECTRL00000ce00000001a000000000000001aRWIXPIEVECTTABLE00000d00000002000000000000000200RWIXDMA00001000000002000000000000000200RWIXCLB1LOGICCFG00003000000000520000000000000052RWIXCLB1LOGICCTRL00003100000000400000000000000040RWIXCLB1DATAEXCH00003180000000800000000000000080RWIXCLB2LOGICCFG00003400000000520000000000000052RWIXCLB2LOGICCTRL00003500000000400000000000000040RWIXCLB2DATAEXCH00003580000000800000000000000080RWIXEPWM100004000000001000000000000000100RWIXEPWM200004100000001000000000000000100RWIXEPWM300004200000001000000000000000100RWIXEPWM400004300000001000000000000000100RWIXEPWM500004400000001000000000000000100RWIXEPWM600004500000001000000000000000100RWIXEPWM700004600000001000000000000000100RWIXEQEP100005100000000400000000000000040RWIXEQEP200005140000000400000000000000040RWIXECAP100005200000000200000000000000020RWIXECAP200005240000000200000000000000020RWIXECAP300005280000000200000000000000020RWIXHRCAP3000052a0000000200000000000000020RWIXCMPSS100005c80000000200000000000000020RWIXCMPSS200005ca0000000200000000000000020RWIXCMPSS300005cc0000000200000000000000020RWIXCMPSS400005ce0000000200000000000000020RWIXSPIA00006100000000100000000000000010RWIXSPIB00006110000000100000000000000010RWIXBGCRCCPU00006340000000400000000000000040RWIXPMBUSA00006400000000200000000000000020RWIXHIC00006500000000800000000000000080RWIXFSITXA00006600000000500000000000000050RWIXFSIRXA00006680000000500000000000000050RWIXLINA00006a00000000ec00000000000000ecRWIXLINB00006b00000000ec00000000000000ecRWIXWD000070000000002c000000000000002cRWIXNMIINTRUPT00007060000000100000000000000010RWIXXINT000070700000000c000000000000000cRWIXSCIA00007200000000100000000000000010RWIXI2CA00007300000000220000000000000022RWIXI2CB00007340000000220000000000000022RWIXADCA00007400000000800000000000000080RWIXADCC00007500000000800000000000000080RWIXINPUTXBAR00007900000000200000000000000020RWIXXBAR00007920000000200000000000000020RWIXSYNCSOC00007940000000060000000000000006RWIXCLBINPUTXBAR00007960000000200000000000000020RWIXDMACLASRCSEL000079800000001a000000000000001aRWIXEPWMXBAR00007a00000000400000000000000040RWIXCLBXBAR00007a40000000400000000000000040RWIXOUTPUTXBAR00007a80000000400000000000000040RWIXCLBOUTPUTXBAR00007bc0000000400000000000000040RWIXGPIOCTRL00007c00000002000000000000000200RWIXGPIODATA00007f00000000400000000000000040RWIXGPIODATAREAD00007f80000000100000000000000010RWIXCANA00048000000002000000000000000200RWIXDEVCFG0005d000000001ac00000000000001acRWIXCLKCFG0005d200000001000000000000000100RWIXCPUSYS0005d300000000a000000000000000a0RWIXSYSPERIPHAC0005d500000002000000000000000200RWIXANALOGSUBSYS0005d700000001000000000000000100RWIXDCC00005e700000000380000000000000038RWIXDCC10005e740000000380000000000000038RWIXERADGLOBAL0005e800000000140000000000000014RWIXERADHWBP10005e900000000080000000000000008RWIXERADHWBP20005e908000000080000000000000008RWIXERADHWBP30005e910000000080000000000000008RWIXERADHWBP40005e918000000080000000000000008RWIXERADHWBP50005e920000000080000000000000008RWIXERADHWBP60005e928000000080000000000000008RWIXERADHWBP70005e930000000080000000000000008RWIXERADHWBP80005e938000000080000000000000008RWIXERADCOUNTER10005e980000000100000000000000010RWIXERADCOUNTER20005e990000000100000000000000010RWIXERADCOUNTER30005e9a0000000100000000000000010RWIXERADCOUNTER40005e9b0000000100000000000000010RWIXERADCRCGLOBAL0005ea00000000100000000000000010RWIXERADCRC10005ea10000000100000000000000010RWIXERADCRC20005ea20000000100000000000000010RWIXERADCRC30005ea30000000100000000000000010RWIXERADCRC40005ea40000000100000000000000010RWIXERADCRC50005ea50000000100000000000000010RWIXERADCRC60005ea60000000100000000000000010RWIXERADCRC70005ea70000000100000000000000010RWIXERADCRC80005ea80000000100000000000000010RWIXDCSMBANK0Z10005f000000000240000000000000024RWIXDCSMBANK0Z20005f040000000240000000000000024RWIXDCSMCOMMON0005f070000000100000000000000010RWIXMEMCFG0005f400000000c000000000000000c0RWIXACCESSPROTECTION0005f5000000003e000000000000003eRWIXMEMORYERROR0005f540000000400000000000000040RWIXTESTERROR0005f590000000100000000000000010RWIXFLASH0CTRL0005f800000001820000000000000182RWIXFLASH0ECC0005fb00000000280000000000000028RWIXDCSMBANK0Z1OTP00078000000000200000000000000020RWIXDCSMBANK0Z2OTP00078200000000200000000000000020RWIXSECTION ALLOCATION MAPoutputattributes/ sectionpageoriginlengthinput sections ------------------------------------------------ b0_dcsm_otp_z1_linkpointer*0000780000000000c000780000000000cf28002x_dcsm_z1otp.obj (b0_dcsm_otp_z1_linkpointer)b0_dcsm_otp_z1_gpreg*00007800c000000040007800c00000004f28002x_dcsm_z1otp.obj (b0_dcsm_otp_z1_gpreg)b0_dcsm_otp_z1_pswdlock*000078010000000040007801000000004f28002x_dcsm_z1otp.obj (b0_dcsm_otp_z1_pswdlock)b0_dcsm_otp_z1_crclock*000078014000000040007801400000004f28002x_dcsm_z1otp.obj (b0_dcsm_otp_z1_crclock)b0_dcsm_zsel_z1*000078020000000100007802000000010f28002x_dcsm_z1otp.obj (b0_dcsm_zsel_z1)b0_dcsm_otp_z2_linkpointer*00007820000000000DSECTb0_dcsm_otp_z2_gpreg*00007820c00000000DSECTb0_dcsm_otp_z2_pswdlock*00007821000000000DSECTb0_dcsm_otp_z2_crclock*00007821400000000DSECTb0_dcsm_otp_z2_bootctrl*00007821c00000000DSECTb0_dcsm_zsel_z2*00007822000000000DSECTb1_dcsm_otp_z2_linkpointer*00007860000000000DSECTb1_dcsm_zsel_z2*00007862000000000DSECT.stack00000040000000380UNINITIALIZED0000040000000380--HOLE--.bss00000a00000000030UNINITIALIZED0000a00000000013pm_tformat_main.obj (.bss)0000a01300000001--HOLE--0000a01400000010pm_tformat_main.obj (.bss:retain)0000a0240000000cpm_tformat_main.obj (.bss:tformatRxData).data00000aaea0000004a0000aaea00000020PM_tformat_lib_f28002x.lib : clb_config.obj (.data:TileTformatHLCInstr)0000ab0a00000020: clb_config.obj (.data:TileTformatRxCRCHLCInstr)0000ab2a00000006rts2800_fpu32_eabi.lib : exit.c.obj (.data)0000ab3000000002: _lock.c.obj (.data:_lock)0000ab3200000002: _lock.c.obj (.data:_unlock).text00008200000000b22000820000000012fdriverlib.lib : sysctl.obj (.text:SysCtl_setClock)0008212f000000fd: sysctl.obj (.text:SysCtl_isPLLValid)0008222c000000f5PM_tformat_lib_f28002x.lib : clb_config.obj (.text:initTileTformat)00082321000000e5: clb_config.obj (.text:initTileTformatRxCRC)0008240600000073driverlib.lib : sysctl.obj (.text:DCC_setCounterSeeds)000824790000005c: spi.obj (.text:SPI_setConfig)000824d50000005bPM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.text:PM_tformat_setupPeriph)0008253000000059driverlib.lib : clb.obj (.text:CLB_configCounterLoadMatch)0008258900000052: gpio.obj (.text:GPIO_setPadConfig)000825db00000042: sysctl.obj (.text:SysCtl_selectOscSource)0008261d0000003d: interrupt.obj (.text:Interrupt_initModule)0008265a00000038: xbar.obj (.text:XBAR_setOutputMuxConfig)0008269200000037: gpio.obj (.text:GPIO_setPinConfig)000826c900000037: gpio.obj (.text:GPIO_setQualificationMode)0008270000000037: interrupt.obj (.text:Interrupt_enable)0008273700000036: spi.obj (.text:SPI_clearInterruptStatus)0008276d00000031: gpio.obj (.text:GPIO_setDirectionMode)0008279e0000002f: spi.obj (.text:SPI_enableInterrupt)000827cd0000002e: clb.obj (.text:CLB_writeInterface)000827fb0000002b: sysctl.obj (.text:SysCtl_selectXTAL)000828260000002brts2800_fpu32_eabi.lib : autoinit.c.obj (.text:__TI_auto_init_nobinit_nopinit)0008285100000029: exit.c.obj (.text)0008287a00000024driverlib.lib : sysctl.obj (.text:DCC_enableSingleShotMode)0008289e00000023: sysctl.obj (.text:SysCtl_pollX1Counter)000828c10000001e: sysctl.obj (.text:DCC_setCounter0ClkSource)000828df0000001e: sysctl.obj (.text:DCC_setCounter1ClkSource)000828fd0000001e: interrupt.obj (.text:Interrupt_initVectorTable)0008291b0000001dPM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.text:PM_tformat_setFreq)000829380000001bdriverlib.lib : xbar.obj (.text:XBAR_isBaseValid)000829530000001aPM_tformat_lib_f28002x.lib : pm_tformat_crc_vcrc.obj (.text)0008296d0000001adriverlib.lib : sysctl.obj (.text:SysCtl_selectXTALSingleEnded)0008298700000019rts2800_fpu32_fast_supplement_eabi.lib : div_f32.obj (.text)000829a000000017driverlib.lib : sysctl.obj (.text:SysCtl_enablePeripheral)000829b700000017rts2800_fpu32_eabi.lib : boot28.asm.obj (.text)000829ce00000016driverlib.lib : sysctl.obj (.text:DCC_disableDoneSignal)000829e400000015: sysctl.obj (.text:DCC_clearDoneFlag)000829f900000015: sysctl.obj (.text:DCC_clearErrorFlag)00082a0e00000015: sysctl.obj (.text:DCC_disableErrorSignal)00082a2300000015: sysctl.obj (.text:DCC_isBaseValid)00082a3800000014: sysctl.obj (.text:DCC_disableModule)00082a4c00000014: sysctl.obj (.text:DCC_enableModule)00082a6000000014: gpio.obj (.text:GPIO_isPinValid)00082a7400000013: clb.obj (.text:CLB_isBaseValid)00082a8700000013: spi.obj (.text:SPI_isBaseValid)00082a9a00000010PM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.text:PM_tformat_startOperation)00082aaa0000000edriverlib.lib : clb.obj (.text:CLB_isAddressValid)00082ab80000000e: interrupt.obj (.text:Interrupt_defaultHandler)00082ac60000000d: interrupt.obj (.text:Interrupt_disableMaster)00082ad30000000d: interrupt.obj (.text:Interrupt_enableMaster)00082ae00000000c: sysctl.obj (.text:SysCtl_setPLLSysClk)00082aec0000000crts2800_fpu32_eabi.lib : args_main.c.obj (.text)00082af80000000bdriverlib.lib : sysctl.obj (.text:SysCtl_isMCDClockFailureDetected)00082b0300000009rts2800_fpu32_eabi.lib : _lock.c.obj (.text)00082b0c00000008f28002x_codestartbranch.obj (.text)00082b1400000007driverlib.lib : sysctl.obj (.text:SysCtl_resetMCD)00082b1b00000002: interrupt.obj (.text:Interrupt_illegalOperationHandler)00082b1d00000002: interrupt.obj (.text:Interrupt_nmiHandler)00082b1f00000002rts2800_fpu32_eabi.lib : pre_init.c.obj (.text)00082b2100000001: startup.c.obj (.text).TI.ramfunc*000082b2800000abaRUN ADDR = 0000a03000082b28000001b0tformat.obj (.TI.ramfunc:tformat_exCommands)00082cd80000010etformat.obj (.TI.ramfunc:tformat_testEEPROMCommands)00082de6000000e1PM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_setupCommandWriteEEPROM)00082ec7000000d2board.obj (.TI.ramfunc:PM_TFORMAT_RX_CRC_init)00082f99000000d1PM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_setupCommandReadEEPROM)0008306a000000c1board.obj (.TI.ramfunc:PM_TFORMAT_CLB_init)0008312b000000bcPM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_setupCommandReadoutOrReset)000831e7000000a0device.obj (.TI.ramfunc:Device_enableAllPeripherals)0008328700000081tformat.obj (.TI.ramfunc:tformat_spiRxISR)000833080000006btformat.obj (.TI.ramfunc:tformat_initSPIFIFO)000833730000005ctformat.obj (.TI.ramfunc:tformat_checkError)000833cf0000003bboard.obj (.TI.ramfunc:PinMux_init)0008340a0000003btformat.obj (.TI.ramfunc:tformat_init)0008344500000037pm_tformat_main.obj (.TI.ramfunc:main)0008347c00000031device.obj (.TI.ramfunc:Device_init)000834ad0000002aPM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_receiveDataID3)000834d700000022: pm_tformat_source.obj (.TI.ramfunc:PM_tformat_receiveDataID6)000834f900000022: pm_tformat_source.obj (.TI.ramfunc:PM_tformat_receiveDataIDD)0008351b0000001eboard.obj (.TI.ramfunc:TFORMAT_CLB_OUTPUTXBAR_SPICLK_TEST_PIN_init)000835390000001eboard.obj (.TI.ramfunc:TFORMAT_CLB_OUTPUTXBAR_TXEN_init)0008355700000016PM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_receiveDataID0_1_7_8_C)0008356d00000015: pm_tformat_source.obj (.TI.ramfunc:PM_tformat_updatePositionOrTurns)0008358200000013board.obj (.TI.ramfunc:TFORMAT_GPIO_PWRCTRL_init)0008359500000012PM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_receiveDataID2)000835a700000010device.obj (.TI.ramfunc:Device_initGPIO)000835b70000000ePM_tformat_lib_f28002x.lib : pm_tformat_crc.obj (.TI.ramfunc:tformat_getRxCRCbyCLB)000835c500000009board.obj (.TI.ramfunc:TFORMAT_CLB_INPUTXBAR_SIMO_init)000835ce00000005board.obj (.TI.ramfunc:CLB_OUTPUTXBAR_init)000835d300000005board.obj (.TI.ramfunc:CLB_init)000835d800000004driverlib.lib : sysctl.obj (.TI.ramfunc)000835dc00000003PM_tformat_lib_f28002x.lib : pm_tformat_source.obj (.TI.ramfunc:PM_tformat_updateEncoderID)000835df00000003device.obj (.TI.ramfunc:__error__).cinit00008500000000000UNINITIALIZED.reset0003fffc000000000DSECTcodestart*000080000000000020008000000000002f28002x_codestartbranch.obj (codestart).init_array*00008500000000000UNINITIALIZED.const0000850000000037a00085000000000c1tformat.obj (.const)000850c100000001--HOLE-- [fill = 0]000850c20000009adriverlib.lib : sysctl.obj (.const:.string)0008515c00000098: gpio.obj (.const:.string)000851f400000097: clb.obj (.const:.string)0008528b00000001--HOLE-- [fill = 0]0008528c00000097: spi.obj (.const:.string)0008532300000001--HOLE-- [fill = 0]000853240000004c: xbar.obj (.const:.string)000853700000000apm_tformat_main.obj (.const)MODULE SUMMARYModulecodero datarw data------------------------.\common\device.obj45600f28002x_dcsm_z1otp.obj0400f28002x_codestartbranch.obj1000+--+-----------------------------+------+---------+---------+Total:466400.\source\tformat.obj21781930pm_tformat_main.obj1101047+--+-----------------------------+------+---------+---------+Total:228820347.\syscfg\board.obj112000+--+-----------------------------+------+---------+---------+Total:112000C:/ti/c2000/C2000Ware_MotorControl_SDK_4_01_00_00/c2000ware/driverlib/f28002x/driverlib/ccs/Debug/driverlib.libsysctl.obj11441540gpio.obj2611520spi.obj2121510clb.obj1681510interrupt.obj19000xbar.obj83760+--+-----------------------------+------+---------+---------+Total:20586840C:/ti/c2000/C2000Ware_MotorControl_SDK_4_01_00_00/libraries/position_sensing/tformat/lib/PM_tformat_lib_f28002x.libpm_tformat_source.obj172800clb_config.obj474064pm_tformat_crc.obj2800pm_tformat_crc_vcrc.obj2600+--+-----------------------------+------+---------+---------+Total:2256064C:\ti\c2000\C2000Ware_MotorControl_SDK_4_01_00_00\c2000ware\libraries\math\FPUfastRTS\c28\lib\rts2800_fpu32_fast_supplement_eabi.libdiv_f32.obj2500+--+-----------------------------+------+---------+---------+Total:2500C:\ti\ccs1230\ccs\tools\compiler\ti-cgt-c2000_22.6.0.LTS\lib\rts2800_fpu32_eabi.libexit.c.obj4106autoinit.c.obj4300boot28.asm.obj2300_lock.c.obj904args_main.c.obj1200pre_init.c.obj200startup.c.obj100+--+-----------------------------+------+---------+---------+Total:131010Stack:00896+--+-----------------------------+------+---------+---------+Grand Total:83449271017GLOBAL DATA SYMBOLS: SORTED BY DATA PAGEaddressdata pagename ---------------------------- 0000040010 (00000400)__stack0000a000280 (0000a000)tformatSpiRxIsrTicker 0000a002280 (0000a000)tformatData 0000a014280 (0000a000)errorData 0000a018280 (0000a000)encoderData 0000a01e280 (0000a000)commandData 0000a024280 (0000a000)tformatRxData0000aaea2ab (0000aac0)TileTformatHLCInstr0000ab0a2ac (0000ab00)TileTformatRxCRCHLCInstr 0000ab2a2ac (0000ab00)__TI_enable_exit_profile_output 0000ab2c2ac (0000ab00)__TI_cleanup_ptr 0000ab2e2ac (0000ab00)__TI_dtors_ptr 0000ab302ac (0000ab00)_lock 0000ab322ac (0000ab00)_unlockGLOBAL SYMBOLS: SORTED ALPHABETICALLY BY Namepageaddressname---------------000082851C$$EXIT00000aacdCLB_INPUTXBAR_init00000aad6CLB_OUTPUTXBAR_init000082530CLB_configCounterLoadMatch00000aadbCLB_init00000a6efDevice_enableAllPeripherals00000a984Device_init00000aaafDevice_initGPIO00000aa8aGPIO_init00008276dGPIO_setDirectionMode000082589GPIO_setPadConfig000082692GPIO_setPinConfig0000826c9GPIO_setQualificationMode000082700Interrupt_enable00008261dInterrupt_initModule0000828fdInterrupt_initVectorTable00000a572PM_TFORMAT_CLB_init00000a3cfPM_TFORMAT_RX_CRC_init00000aa5fPM_tformat_receiveDataID0_1_7_8_C00000aa9dPM_tformat_receiveDataID200000a9b5PM_tformat_receiveDataID300000a9dfPM_tformat_receiveDataID600000aa01PM_tformat_receiveDataIDD00008291bPM_tformat_setFreq00000a4a1PM_tformat_setupCommandReadEEPROM00000a633PM_tformat_setupCommandReadoutOrReset00000a2eePM_tformat_setupCommandWriteEEPROM0000824d5PM_tformat_setupPeriph000082a9aPM_tformat_startOperation00000aae4PM_tformat_updateEncoderID00000aa75PM_tformat_updatePositionOrTurns00000a8d7PinMux_init0000835e2RamfuncsLoadEndabs00000abaRamfuncsLoadSize000082b28RamfuncsLoadStart00000aaeaRamfuncsRunEndabs00000abaRamfuncsRunSize00000a030RamfuncsRunStart000082737SPI_clearInterruptStatus00008279eSPI_enableInterrupt000082479SPI_setConfig00000aae0SysCtl_delay00008212fSysCtl_isPLLValid0000825dbSysCtl_selectOscSource0000827fbSysCtl_selectXTAL00008296dSysCtl_selectXTALSingleEnded000082000SysCtl_setClock00000aacdTFORMAT_CLB_INPUTXBAR_SIMO_init00000aa23TFORMAT_CLB_OUTPUTXBAR_SPICLK_TEST_PIN_init 00000aa41TFORMAT_CLB_OUTPUTXBAR_TXEN_init00000aa8aTFORMAT_GPIO_PWRCTRL_init00000aaeaTileTformatHLCInstr00000ab0aTileTformatRxCRCHLCInstr00008265aXBAR_setOutputMuxConfign/aUNDEFED__TI_CINIT_Basen/aUNDEFED__TI_CINIT_Limitn/aUNDEFED__TI_Handler_Table_Basen/aUNDEFED__TI_Handler_Table_Limit000000780__TI_STACK_ENDabs00000380__TI_STACK_SIZE000082826__TI_auto_init_nobinit_nopinit00000ab2c__TI_cleanup_ptr00000ab2e__TI_dtors_ptr00000ab2a__TI_enable_exit_profile_outputabsffffffff__TI_pprof_out_hndlabsffffffff__TI_prof_data_sizeabsffffffff__TI_prof_data_start000082987__c28xabi_divfn/aUNDEFED__c_args__00000aae7__error__000000400__stack000082aec_args_main0000829b7_c_int0000000ab30_lock000082b0b_nop000082b07_register_lock000082b03_register_unlock000082b21_system_post_cinit000082b1f_system_pre_init00000ab32_unlock000082851abort000080000code_start00000a01ecommandData00000a018encoderData00000a014errorData000082853exit00008222cinitTileTformat000082321initTileTformatRxCRC00000a94dmain00000a002tformatData00000a024tformatRxData00000a000tformatSpiRxIsrTicker00000a87btformat_checkError00000a030tformat_exCommands00000aabftformat_getRxCRCbyCLB000082953tformat_getTxCRCbyVCRC00000a912tformat_init00000a810tformat_initSPIFIFO00000a78ftformat_spiRxISR00000a1e0tformat_testEEPROMCommandsGLOBAL SYMBOLS: SORTED BY Symbol Addresspageaddressname---------------000000400__stack000000780__TI_STACK_END00000a000tformatSpiRxIsrTicker00000a002tformatData00000a014errorData00000a018encoderData00000a01ecommandData00000a024tformatRxData00000a030RamfuncsRunStart00000a030tformat_exCommands00000a1e0tformat_testEEPROMCommands00000a2eePM_tformat_setupCommandWriteEEPROM00000a3cfPM_TFORMAT_RX_CRC_init00000a4a1PM_tformat_setupCommandReadEEPROM00000a572PM_TFORMAT_CLB_init00000a633PM_tformat_setupCommandReadoutOrReset00000a6efDevice_enableAllPeripherals00000a78ftformat_spiRxISR00000a810tformat_initSPIFIFO00000a87btformat_checkError00000a8d7PinMux_init00000a912tformat_init00000a94dmain00000a984Device_init00000a9b5PM_tformat_receiveDataID300000a9dfPM_tformat_receiveDataID600000aa01PM_tformat_receiveDataIDD00000aa23TFORMAT_CLB_OUTPUTXBAR_SPICLK_TEST_PIN_init 00000aa41TFORMAT_CLB_OUTPUTXBAR_TXEN_init00000aa5fPM_tformat_receiveDataID0_1_7_8_C00000aa75PM_tformat_updatePositionOrTurns00000aa8aGPIO_init00000aa8aTFORMAT_GPIO_PWRCTRL_init00000aa9dPM_tformat_receiveDataID200000aaafDevice_initGPIO00000aabftformat_getRxCRCbyCLB00000aacdCLB_INPUTXBAR_init00000aacdTFORMAT_CLB_INPUTXBAR_SIMO_init00000aad6CLB_OUTPUTXBAR_init00000aadbCLB_init00000aae0SysCtl_delay00000aae4PM_tformat_updateEncoderID00000aae7__error__00000aaeaRamfuncsRunEnd00000aaeaTileTformatHLCInstr00000ab0aTileTformatRxCRCHLCInstr00000ab2a__TI_enable_exit_profile_output00000ab2c__TI_cleanup_ptr00000ab2e__TI_dtors_ptr00000ab30_lock00000ab32_unlock000080000code_start000082000SysCtl_setClock00008212fSysCtl_isPLLValid00008222cinitTileTformat000082321initTileTformatRxCRC000082479SPI_setConfig0000824d5PM_tformat_setupPeriph000082530CLB_configCounterLoadMatch000082589GPIO_setPadConfig0000825dbSysCtl_selectOscSource00008261dInterrupt_initModule00008265aXBAR_setOutputMuxConfig000082692GPIO_setPinConfig0000826c9GPIO_setQualificationMode000082700Interrupt_enable000082737SPI_clearInterruptStatus00008276dGPIO_setDirectionMode00008279eSPI_enableInterrupt0000827fbSysCtl_selectXTAL000082826__TI_auto_init_nobinit_nopinit000082851C$$EXIT000082851abort000082853exit0000828fdInterrupt_initVectorTable00008291bPM_tformat_setFreq000082953tformat_getTxCRCbyVCRC00008296dSysCtl_selectXTALSingleEnded000082987__c28xabi_divf0000829b7_c_int00000082a9aPM_tformat_startOperation000082aec_args_main000082b03_register_unlock000082b07_register_lock000082b0b_nop000082b1f_system_pre_init000082b21_system_post_cinit000082b28RamfuncsLoadStart0000835e2RamfuncsLoadEndabs00000380__TI_STACK_SIZEabs00000abaRamfuncsLoadSizeabs00000abaRamfuncsRunSizeabsffffffff__TI_pprof_out_hndlabsffffffff__TI_prof_data_sizeabsffffffff__TI_prof_data_startn/aUNDEFED__TI_CINIT_Basen/aUNDEFED__TI_CINIT_Limitn/aUNDEFED__TI_Handler_Table_Basen/aUNDEFED__TI_Handler_Table_Limitn/aUNDEFED__c_args__[100 symbols]第一个是没有加入密码的,第二段代码是加入密码。
,
Ben Qin:
Diga Ultraman 说:我用一个没有加密的芯片可以正常仿真
你这个芯片型号是?
你工程使用的是launchpad 的xxcml文件吗?
Diga Ultraman 说:发现“PM_tformat_f28002x_lib”中芯片类型还是280025C,问题是这个原因造成的吗?
将其改成280023后可以吗?将这个工程也改成280023
然后在上述xxcml文件中也改成280023,最后再烧录试一下。
,
Diga Ultraman:
280023C 和 280025C都可以仿真,只要芯片之前没有被加密。新建一个新的.CCXML文件也是一样,只要芯片带有密码就不能仿真。