TI中文支持网ADS1278配置成SPI TDM模式，CLK时钟24MHz，在SCLK没给时钟的情况下，用示波器观察Dout1管脚就不规则脉冲输出，宽度大约6us，周期不定。另外DRDY有规律性脉冲输出，宽度大约50ns，间隔60us，请问这是什么情况？
HG：
http://www.deyisupport.com/question_answer/analog/data_converters/f/58/t/49003.aspx
有人也使用了这个模式
ADS1278数据输出引脚Dout1有脉冲输出
未经允许不得转载：TI中文支持网 » ADS1278数据输出引脚Dout1有脉冲输出
相关推荐
AFE58JD32: Verilog Reference Code for Driving AFE58JD32- ADS1235: ADS1235、ADS1263和AD7190，三款芯片比起来那个精度和抗干扰性更强一些
- AFE58JD28EVM: I want to use TSW14J50EVM to evaluate AFE58JD28EVM, but I can't find the option AFE58JD28 in HSDC Pro.
- AFE58JD28EVM: I want to use TSW14J50EVM to evaluate AFE58JD28EVM, but I can't find the option AFE58JD28 in HSDC Pro.
- AFE58JD28EVM: I want to use TSW14J50EVM to evaluate AFE58JD28EVM, but I can't find the option AFE58JD28 in HSDC Pro. May I ask, where should I find the AFE58JD28 device code?
- ADS1675: ADS1675
- AFE58JD48: 寄存器配置问题
- ADS4249: ADS4249 ANALOG INPUT 最大频率
